Please use this identifier to cite or link to this item: http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/9115
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNitin-
dc.contributor.authorGarhwal, Shruti-
dc.contributor.authorSrivastava, Neha-
dc.date.accessioned2023-01-11T11:10:41Z-
dc.date.available2023-01-11T11:10:41Z-
dc.date.issued2009-
dc.identifier.urihttp://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/9115-
dc.description.abstractMulti-stage Interconnection Networks (MINs) are designed to achieve fault-tolerance and collision solving by providing a set of disjoint paths. Ching-Wen Chen and Chung-Ping Chung had proposed a fault-tolerant network called Combining Switches Multi-stage Interconnection Network (CSMIN) and an inaccurate algorithm that provided two correct disjoint paths only for some source-destination pairs. This paper provides a more comprehensive and accurate algorithm that always generate correct routing-tags for two disjoint paths for every source-destination pair in the CSMIN. The 1-fault tolerant CSMIN causes the two disjoint paths to have regular distances at each stage. Moreover, our algorithm backtracks a packet to the previous stage and takes the other disjoint path in the event of a fault or a collision in the net-en_US
dc.language.isoenen_US
dc.publisherJaypee University of Information Technology, Solan, H.P.en_US
dc.subjectDisjoint Pathsen_US
dc.subjectFault-toleranten_US
dc.titleDesigning a Fault-tolerant Fully-Chained Combining Switches Multi-stage Interconnection Network with Disjoint Pathsen_US
dc.typeArticleen_US
Appears in Collections:Journal Articles

Files in This Item:
File Description SizeFormat 
s11227-009-0336-z.pdf1.66 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.