Please use this identifier to cite or link to this item: http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/7429
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSharma, Shashank-
dc.contributor.authorAnimesh-
dc.contributor.authorGupta, Sumit-
dc.contributor.authorSharma, Rohit [Guided by]-
dc.date.accessioned2022-10-08T05:23:49Z-
dc.date.available2022-10-08T05:23:49Z-
dc.date.issued2008-
dc.identifier.urihttp://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/7429-
dc.language.isoenen_US
dc.publisherJaypee University of Information Technology, Solan, H.P.en_US
dc.subject64 Bit RISC Processoren_US
dc.subjectVHDLen_US
dc.titleDesign and Implementation of 64 Bit RISC Processor on VHDLen_US
dc.typeProject Reporten_US
Appears in Collections:B.Tech. Project Reports

Files in This Item:
File Description SizeFormat 
Design and Implementation of 64 Bit RISC Processor on VHDL.pdf26.87 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.