Please use this identifier to cite or link to this item:
http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/4200| Title: | PVT Variability Check on UCM Architectures at Extreme Temperature-Process Changes |
| Authors: | Sarma, Rajkumar Bhargava, Cherry Jain, Shruti |
| Keywords: | Wallace tree algorithm process-voltage-temperature Cadence Virtuoso |
| Issue Date: | 2020 |
| Publisher: | Jaypee University of Information Technology, Solan, H.P. |
| Abstract: | The UCM (universal compressor-based multiplier) architecture promises to provide faster multiplication operation in supply voltage as low as 0.6 V. The basic component of UCM architecture is a universal compressor architecture that replaces the conventional Wallace tree algorithm. To extend the work further, in this chapter, a detailed PVT (process-voltage-temperature) analysis is performed using Cadence Virtuoso 90nm technology. The analysis shows that the delay of the UCM has reduced more significantly than the Wallace tree algorithm at extreme process, voltage, and temperature. |
| Description: | DOI: 10.4018/978-1-7998-1464-1.ch013 Copyright © 2020, IGI Global. Copying or distributing in print or electronic forms without written permission of IGI Global is prohibited. |
| URI: | http://ir.juit.ac.in:8080/jspui//xmlui/handle/123456789/4200 |
| Appears in Collections: | Book Chapters |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| PVT Variability Check on UCM Architectures at Extreme Temperature-Process Changes.pdf | 315.09 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.