Please use this identifier to cite or link to this item:
http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11383
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Nagpal, Samarth | - |
dc.contributor.author | Gupta, Sarthak | - |
dc.contributor.author | Garg, Archit | - |
dc.contributor.author | Rao, S.V.R.K. [Guided by] | - |
dc.date.accessioned | 2024-08-05T05:42:30Z | - |
dc.date.available | 2024-08-05T05:42:30Z | - |
dc.date.issued | 2013 | - |
dc.identifier.uri | http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11383 | - |
dc.description | Enrollment No. 091046, 091056, 091113 | en_US |
dc.language.iso | en | en_US |
dc.publisher | Jaypee University of Information Technology, Solan, H.P. | en_US |
dc.subject | Jitter | en_US |
dc.subject | Data dependent jitter | en_US |
dc.subject | Duty cycle distortion | en_US |
dc.title | Evaluation of Jitter and its Control Using Jitter Attenuated Circuits | en_US |
dc.type | Project Report | en_US |
Appears in Collections: | B.Tech. Project Reports |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Evaluation of jitter and its control using jitter attenuated circuits.pdf | 13.16 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.