Please use this identifier to cite or link to this item: http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11383
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNagpal, Samarth-
dc.contributor.authorGupta, Sarthak-
dc.contributor.authorGarg, Archit-
dc.contributor.authorRao, S.V.R.K. [Guided by]-
dc.date.accessioned2024-08-05T05:42:30Z-
dc.date.available2024-08-05T05:42:30Z-
dc.date.issued2013-
dc.identifier.urihttp://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11383-
dc.descriptionEnrollment No. 091046, 091056, 091113en_US
dc.language.isoenen_US
dc.publisherJaypee University of Information Technology, Solan, H.P.en_US
dc.subjectJitteren_US
dc.subjectData dependent jitteren_US
dc.subjectDuty cycle distortionen_US
dc.titleEvaluation of Jitter and its Control Using Jitter Attenuated Circuitsen_US
dc.typeProject Reporten_US
Appears in Collections:B.Tech. Project Reports

Files in This Item:
File Description SizeFormat 
Evaluation of jitter and its control using jitter attenuated circuits.pdf13.16 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.