1. Digital Library Home
  2. Question Bank
  3. M.Tech.
Please use this identifier to cite or link to this item: http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11033
Full metadata record
DC FieldValueLanguage
dc.date.accessioned2024-05-08T06:52:00Z-
dc.date.available2024-05-08T06:52:00Z-
dc.date.issued2024-
dc.identifier.urihttp://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/11033-
dc.language.isoenen_US
dc.publisherJaypee University of Information Technology, Solan, H.P.en_US
dc.subjectDigital system designen_US
dc.subjectVerilog HDLen_US
dc.subject21M11EC211en_US
dc.titleDigital System Design using Verilog HDL (21M11EC211) T-2 April, 2024 (Sem-2)en_US
dc.typeQuestion Paperen_US
Appears in Collections:M.Tech.

Files in This Item:
File Description SizeFormat 
Digital System Design using Verilog HDL (21M11EC211) T-2 April, 2024 (Sem-2).pdf1.34 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.