Neeru Shanna

JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -2 EXAMINATION- Oct 2019

B.Tech VIIth Semester(CSE/IT)

COURSE CODE: 12B1WEC732

COURSE NAME: Digital System Design

COURSE CREDITS: 3

MAX. MARKS: 25

MAX. TIME: 1.5Hrs

Note: All questions are compulsory. Carrying of mobile phone during examinations will be treated as case of unfair means.

Reduce the following state table using a merger diagram and compatibility graph 1

[5]

Present	Next State/Output		
State	0	1	
a	b/1	h/1	
b	a/0	g/0	
c	-/0	f/-	
d	d/0	-/1	
е	c/0	d/-	
f	a/-	6/0	
g	-/-	₿/-	
h	g/0.	e/-	

For the given state table, apply the state assignment techniques and justify your 2

[5]

Present	Next State, X		
State	0	1	
Α	A	C	
В	C	D	
C	A	F	
D	В	E	
Е	C	С	
F	D	Е	

Reduce the following incompletely specified state table using implication chart. Also [5] 3 identify the compatible pairs

Present State	Next State		Output	
	x= 0	x= 1	x= 0	x= 1
a	a	b	0	
b_	С	b	0	1
С	d	a		1
d	a	С	0	
е	е	a		

Explain the building block of ASM charts in detail (a)

- 2
- Design a sequence detector that will detect the following sequence 1011. Overlapping is (b) permitted.
- What is maximum compatibility? What is the difference between compatible states and [3] maximal compatibility?
 - Describe in your own words the difference between fundamental and pulse mode [2] asynchronous sequential circuits.