

JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT

TEST -1 EXAMINATIONS-2022

B.Tech-VI Semester (ECE)

COURSE CODE: 18B11EC612

MAX. MARKS: 15

COURSE NAME: VLSI TECHNOLOGY

COURSE CREDITS: 4

MAX. TIME: 1 Hour

Note: All questions are compulsory. Marks are indicated against each question in square brackets.

- Q1. (a) What are the differences between semi-custom and full-custom design? [1.5]
(b) What do you understand by concepts of regularity, modularity and locality? [1.5]
- Q2. VLSI design flow is explained by Y-chart, explain it. Write the differences between functional yield and parametric yield. [03]
- Q3. Discuss the structure and operation of MOSFET. Develop the expression for maximum depletion region depth. [03]
- Q4. Consider the following n-channel MOSFET process:
Substrate doping $N_A = 1.45 \times 10^{15} \text{ cm}^{-3}$, polysilicon gate doping density $N_D = 10^{20} \text{ cm}^{-3}$, gate oxide thickness $t_{ox} = 500 \text{ \AA}$ and oxide-interface charge density $N_{OX} = 10^{10} \text{ cm}^{-2}$.
Use $\epsilon_{si} = 11.7\epsilon_0$ and $\epsilon_{ox} = 3.97\epsilon_0$ for the dielectric coefficients of the silicon and silicon-dioxide, respectively. The intrinsic concentration of silicon is $1.45 \times 10^{10} \text{ cm}^{-3}$.
- (a) Calculate the threshold voltage V_{T0} for $V_{SB} = 0 \text{ V}$. [02]
(b) Determine the type and the amount of channel ion implantation which are necessary to achieve a threshold voltage of $V_{T0} = 1 \text{ V}$. [01]
- Q5. An enhancement-type nMOS transistor has the following parameters:
 $V_{T0} = 0.8 \text{ V}$, $\gamma = 0.2 \text{ V}^{1/2}$, $\lambda = 0.05 \text{ V}^{-1}$, $|2\phi_F| = 0.58 \text{ V}$, $\mu_n C_{ox} = 20 \text{ \mu A/V}^2$
When the transistor is biased with $V_G = 2.8 \text{ V}$, $V_D = 5 \text{ V}$, $V_S = 1 \text{ V}$, and $V_B = 0 \text{ V}$, the drain current is $I_D = 0.24 \text{ mA}$. Determine W/L. [03]