

Munish Sarda.

JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT
 TEST -1 EXAMINATION- Sep 2018
 B.Tech III Semester (ECE)



COURSE CODE: 10B11EC312
 COURSE NAME: Analog Electronics
 COURSE CREDITS: 4

MAX. MARKS:15

MAX. TIME: One Hr



Note: All questions are compulsory. Carrying of mobile phone during examinations will be treated as case of unfair means.

Q1) Given that $I_{CQ} = 2\text{mA}$ and $V_{CEQ} = 10\text{V}$. Determine R_1 and R_C for the network of Fig. 1. (3)



Q2) The emitter bias configuration of Fig. 2 has the following specification. $I_{CQ} = \frac{1}{2} I_{Csat}$, $I_{Csat} = 8\text{mA}$, $V_C = 18\text{V}$ and $\beta = 110$. Determine R_E , R_C and R_B . (3)

Q3) For the collector to base feedback configuration given in the following Fig.3. compute the expression for Z_i , Z_o and A_v (3)



Q4) For the network of Fig-4 determine r_e , Z_i , Z_o and A_v (3)

Q5) For the voltage divider bias configuration given in Fig. 5 determine $S(I_{CO})$. (3)

